Simulation results of the electrical performance at GBits/sec of a number of different off-chip interconnection architectures are presented with emphasis given to the dependence of crosstalk and signal delay on the geometries and dielectric constants of the insulating layers as well as on the widths and separations of the conductors. The results indicate that signal delay and crosstalk may be reduced by using low e, values for the dielectrics and that crosstalk may be also reduced by reducing the conductorto-ground wire separation which simultaneously neutralises the role of e value on crosstalk and line impedance.
INTRODUCTION
As the speed of the logic devices increases, the performance limits of the off-chip electrical interconnections (i.e. multilayer motherboards, multi-chip modules, etc.)
become an important matter of concern. Also, maximisation of the density of the interconnect lines may lead to undesirable coupling between adjacent signal paths. Modelling the relationship between the geometry and material properties of the interconnect medium and their electrical characteristics is important so that tradeoffs can be made between technology selection and performance.
When rise times decrease below 2 ns, terminated transmission line interconnects between ICs are necessary; otherwise, multiple reflections on unterminated lines can degrade the waveform characteristics throughout the entire clock period. The shorter the off-chip signal rise time, the more necessary and the more difficult it is to establish uniform transmission line behavior of the interconnects. The most commonly employed transmission line values are in the range of 50-75 Ohm. Although higher line impedance values such as 100 ohms are also possible, the line becomes more susceptible to crosstalk when line impedance exceeds 75 ohms, while reflections become more serious2.
The advanced developmental work in this field is attempting to develop new methods for creating substrates which can support very dense interconnects (up to 1000 linear cm of interconnect per square cm of substrate real estate), fine line geometries (down to 5 m in width, and comparable to those on the integrated circuits themselves), and favourable electromagnetic properties, i.e. low waveform degradation and crosstalk. 283 The very high density of the interconnect structures which will be required in next-generation subsystems will in turn make it difficult to create transmission line paths for the signals while simultaneously minimising wavefront reflections due to transmission line discontinuities and crossta|k between adjacent lines.
The purpose of this work is the extraction of design rules for off-chip interconnections, through simulation, using a software package developed for the electrical modelling of lossy-coupled multilayer off-chip interconnection lines at high bit rates. The formulation of lossy coupled multiconductor interconnection lines, which at high bit rates (1 GBit/sec) must be considered as transmission lines, is obtained using a free-space Green's function in conjunction with total charge on the conductor-to-dielectric interfaces and polarisation charge on the dielectric-to-dielectric interfaces. The solution is derived by applying the method of moments and it is based on the TEM/quasi-TEM assumption which has been reported to be accurate for frequencies up to several gigahertz and for rise times of the order of 50 ps for a typical stripline or microstrip structure. For the calculation of the C the integral equations (1) and (3) ei'/e[ is the loss tangent, the so-called dissipation factor, which it represents the losses of the dielectric medium, consequently:
THE ELECTRICAL MODEL
The conductance which is the real part of (1.20) , is calculated as:
The resistance matrix is calculated by applying the perturbation theory to the lossfree line system which is described by the following eigenvalue equations:
where the subscripts denote unperturbed, and Vp is the phase velocity. Pc . RsJ (10) where Rs is the surface resistance of the metal, J is the current density on the i-th conductor, and the integral is taken over all metal surfaces S. Equation (10) 
The previous equations lead to the 2n port circuit model representing n lossy parallel lines as shown in Fig. 1 Fig. 2(a) Fig. 3 Fig. 9 ), but it is expected to increase interconnection density by approximately 15%. The effect of the dielectric constant of the insulating layer in the crosstalk has been also investigated (assuming a width of 2/zm for the ground wire and 8/zm for conductor separation) and the results are given in Fig. 10 .
As it was expected on MCMs manufactured with today's technology (i.e. conductor spacing of the order of 30/zm) the use of low dielectric constant insulating layers is necessary in order to suppress crosstalk. This is shown in Fig. 10 Application of the grounding wire architecture in a multilayer situation as it happens in practice for MCMs, would result in a cross-section geometry like the one shown in Fig. 2(d) . The results of the simulation as far as crosstalk is concerned are shown in Fig. 1 .4. Curve #1 shows the simulated crosstalk between lines on different layers when the output impedance of the driver of the inactive line is 15 Ohm whereas curve #2 shows the reduction of crosstalk with decreasing conductorto-ground wire spacing when the output impedance of the driver of the inactive line is 50 Ohm. It is apparent that in order to minimise crosstalk it is also necessary to terminate the input of the inactive line (while it is inactive) with a 50 Ohm resistor and each output with a resistor equal to its characteristic impedance9. 4 
